WEST

| Help | Logout | Interrupt |

| Main Menu | Search Form | Posting Counts | Show S Numbers | Edit S Numbers | Preferences |

Search Results -

Terms	Documents
l4 same different width	1

Database:

- US Patents Full Text Database
- JPO Abstracts Database
- EPO Abstracts Database
- Derwent World Patents Index
- IBM Technical Disclosure Bulletins

| Refine Search: | | Clear |

Search History

Today's Date: 8/8/2000

DB Name	Query	Hit Count	Set Name
USPT	l4 same different width	1	L8
USPT	l4 near5 width	11	L7
USPT	l4 same (concatenat$4 or catenat$3)	1	L6
USPT	l4 and condec	0	L5
USPT	(multiple or plurality or more than one or numerous) near3 data path	576	L4
USPT	5600814.uref.	1	L3
USPT	5600814.uref.	1	L2
USPT	5594877.uref.	4	L1

WEST

| Help | Logout | Interrupt |

| Main Menu | Search Form | Posting Counts | Show S Numbers | Edit S Numbers | Preferences |

Search Results -

Terms	Documents
l2 and different width	2

Database:

```
US Patents Full Text Database
JPO Abstracts Database
EPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins
```

Refine Search:

```
l2   and different width
```

Clear

Search History

Today's Date: 8/8/2000

DB Name	Query	Hit Count	Set Name
USPT	l2 and different width	2	L12
USPT	l2 same (different or multiple or plurality) near4 width	3	L11
USPT	l2 near3 copy$3	8	L10
USPT	l2 and l3	4	L9
USPT	l3 and l4	1	L8
USPT	l1 and l2	0	L7
USPT	l1 same l2	0	L6
USPT	l3 same l4	1	L5
USPT	low order same 32 bit near8 64 bit	44	L4
USPT	high order same 16 bit near8 32 bit	96	L3
USPT	first memory near3 portion	702	L2
USPT	(plurality or multiple) near3 data path near8 width	11	L1

WEST

<div align="center">

Generate Collection

Search Results - Record(s) 1 through 24 of 24 returned.

</div>

☐ 1.   Document ID: US 6047348 A

L1: Entry 1 of 24   File: USPT   Apr 4, 2000

DOCUMENT-IDENTIFIER: US 6047348 A
TITLE: System and method for supporting a multiple width memory
subsystem

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 2.   Document ID: US 6006303 A

L1: Entry 2 of 24   File: USPT   Dec 21, 1999

DOCUMENT-IDENTIFIER: US 6006303 A
TITLE: Priority encoding and decoding for memory architecture

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 3.   Document ID: US 5960453 A

L1: Entry 3 of 24   File: USPT   Sep 28, 1999

DOCUMENT-IDENTIFIER: US 5960453 A
TITLE: Word selection logic to implement an 80 or 96-bit cache
SRAM

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 4.   Document ID: US 5887148 A

L1: Entry 4 of 24   File: USPT   Mar 23, 1999

DOCUMENT-IDENTIFIER: US 5887148 A
TITLE: System for supporting a buffer memory wherein data is
stored in multiple data widths based upon a switch interface
for detecting the different bus sizes

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 5.   Document ID: US 5870573 A

L1: Entry 5 of 24   File: USPT   Feb 9, 1999

DOCUMENT-IDENTIFIER: US 5870573 A
TITLE: Transistor switch used to isolate bus devices and/or
translate bus voltage levels

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 6.   Document ID: US 5867672 A

L1: Entry 6 of 24   File: USPT   Feb 2, 1999

DOCUMENT-IDENTIFIER: US 5867672 A
TITLE: Triple-bus FIFO buffers that can be chained together to
increase buffer depth

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 7.   Document ID: US RE36052 E

L1: Entry 7 of 24   File: USPT   Jan 19, 1999

DOCUMENT-IDENTIFIER: US RE36052 E
TITLE: Data processor with bus-sizing function

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 8. Document ID: US 5835960 A

L1: Entry 8 of 24   File: USPT   Nov 10, 1998

DOCUMENT-IDENTIFIER: US 5835960 A
TITLE: Apparatus and method for interfacing a peripheral device
having a ROM BIOS to a PCI bus

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 9. Document ID: US 5768546 A

L1: Entry 9 of 24   File: USPT   Jun 16, 1998

DOCUMENT-IDENTIFIER: US 5768546 A
TITLE: Method and apparatus for bi-directional transfer of data
between two buses with different widths

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 10. Document ID: US 5768608 A

L1: Entry 10 of 24   File: USPT   Jun 16, 1998

DOCUMENT-IDENTIFIER: US 5768608 A
TITLE: Data processing apparatus and method for making same

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 11. Document ID: US 5748919 A

L1: Entry 11 of 24   File: USPT   May 5, 1998

DOCUMENT-IDENTIFIER: US 5748919 A
TITLE: Shared bus non-sequential data ordering method and apparatus

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 12. Document ID: US 5724604 A

L1: Entry 12 of 24   File: USPT   Mar 3, 1998

DOCUMENT-IDENTIFIER: US 5724604 A
TITLE: Data processing system for accessing an external device and method therefor

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 13. Document ID: US 5671373 A

L1: Entry 13 of 24   File: USPT   Sep 23, 1997

DOCUMENT-IDENTIFIER: US 5671373 A
TITLE: Data bus protocol for computer graphics system

URPN:
<u>5280598</u>

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 14. Document ID: US 5630099 A

L1: Entry 14 of 24   File: USPT   May 13, 1997

DOCUMENT-IDENTIFIER: US 5630099 A
TITLE: Non-volatile memory array controller capable of
controlling memory banks having variable bit widths

URPN:
<u>5280598</u>

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 15. Document ID: US 5613078 A

L1: Entry 15 of 24   File: USPT   Mar 18, 1997

DOCUMENT-IDENTIFIER: US 5613078 A
TITLE: Microprocessor and microprocessor system with changeable
effective bus width

URPN:
<u>5280598</u>

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 16. Document ID: US 5600814 A

L1: Entry 16 of 24   File: USPT   Feb 4, 1997

DOCUMENT-IDENTIFIER: US 5600814 A
TITLE: Data processing unit for transferring data between devices supporting different word length

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 17. Document ID: US 5594877 A

L1: Entry 17 of 24   File: USPT   Jan 14, 1997

DOCUMENT-IDENTIFIER: US 5594877 A
TITLE: System for transferring data onto buses having different widths

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 18. Document ID: US 5590378 A

L1: Entry 18 of 24   File: USPT   Dec 31, 1996

DOCUMENT-IDENTIFIER: US 5590378 A
TITLE: Apparatus for aligning and padding data on transfers between devices of different data widths and organizations

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 19. Document ID: US 5579530 A

L1: Entry 19 of 24   File: USPT   Nov 26, 1996

DOCUMENT-IDENTIFIER: US 5579530 A
TITLE: Method and apparatus for dynamically allocating access
time to a resource shared between a peripheral bus and a host
bus by dynamically controlling the size of burst data transfers
on the peripheral bus

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 20. Document ID: US 5553244 A

L1: Entry 20 of 24   File: USPT   Sep 3, 1996

DOCUMENT-IDENTIFIER: US 5553244 A
TITLE: Reflexively sizing memory bus interface

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 21. Document ID: US 5553252 A

L1: Entry 21 of 24   File: USPT   Sep 3, 1996

DOCUMENT-IDENTIFIER: US 5553252 A
TITLE: Device for controlling data transfer between chips via a
bus

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw Desc | Image |

☐ 22. Document ID: US 5440708 A

L1: Entry 22 of 24   File: USPT   Aug 8, 1995

DOCUMENT-IDENTIFIER: US 5440708 A
TITLE: Microprocessor and storage management system having said
microprocessor

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw. Desc | Image |

☐ 23.   Document ID: US 5396597 A

L1: Entry 23 of 24   File: USPT   Mar 7, 1995

DOCUMENT-IDENTIFIER: US 5396597 A
TITLE: System for transferring data between processors via dual
buffers within system memory with first and second processors
accessing system memory directly and indirectly

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw. Desc | Image |

☐ 24.   Document ID: US 5394528 A

L1: Entry 24 of 24   File: USPT   Feb 28, 1995

DOCUMENT-IDENTIFIER: US 5394528 A
TITLE: Data processor with bus-sizing function

URPN:
5280598

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Claims | KWIC | Draw. Desc | Image |

Generate Collection

Terms	Documents
5280598.uref.	24

Display [50] Documents, starting with Document: [24]

http://westbrs:8820/bin/gate.exe?f=TOC&...=rqf297.2&ref=1&dbname=USPT&ESNAME=KWIC

Display Format: KWIC | Change Format